Si5100/Si5110-EVB
Both the motherboard and daughter card are placed in line loopback mode before shipment to customers.
Table 1. Loopback Motherboard Setup
Header—Pin
JP10—2
JP1—14
JP1—11
JP1—8
JP1—5
JP1—2
JP2—5
JP2—2
JP3—8
JP3—5
JP3—2
JP7—5
JP7—2
JP6—4
Signal Name
Voltage Select
RXCLK1DSBL_N
LTR_N
RXSQLCH_N
RXCLK2DIV_N
RXCLK2DSBL_N
TXREFRATE
TXRESET_N
DLBK_N
LLBK_N
LPTM_N
RXREFRATE
RXRESET_N
FIFORST_N
Line Loopback
3.3 V
high
high
low
don’t care
don’t care
high
high
high
low (enables line loopback)
high
open
high
tie to FIFOERR
Asynchronous TX/RX
3.3 V
high
high
high
don’t care
don’t care
high
high
high
high
high
open
high
tie to FIFOERR
Table 2. Full-Duplex Motherboard Setup
Header—Pin
JP8—2
JP1—14
JP1—11
JP1—8
JP1—5
JP1—2
JP2—5
JP2—2
JP3—8
JP3—5
JP3—2
JP7—5
JP7—2
JP6—4
Signal Name
Voltage Select
RXCLK1DSBL_N
LTR_N
RXSQLCH_N
RXCLK2DIV_N
RXCLK2DSBL_N
REFRATE
RESET_N
DLBK_N
LLBK_N
LPTM_N
Si5530 REFRATE
Si5530 RESET_N
FIFORST_N
Line Loopback
3.3 V
high
high
low
don’t care
don’t care
high
high
high
low (enables line loopback)
high
open
high
tie to FIFOERR
Asynchronous TX/RX
3.3 V
high
high
high
don’t care
don’t care
high
high
high
high
high
open
high
tie to FIFOERR
Diagnostic Loopback
3.3 V
high
high
high
don’t care
don’t care
high
high
low
high
high
open
high
tie to FIFOERR
Table 3. Si5100 Daughter Card Setup
Header—Pin
JP1—20
JP1—23
Signal Name
BWSEL0
BWSEL1
Line Loopback
11
(for widest CMU loop
Asynchronous TX/RX
11
(for widest CMU loop
Diagnostic Loopback
11
(for widest CMU loop
bandwidth)
JP1—17 REFSEL high
JP1—14 MODE16 high
JP1—11 TXCLKDSBL low
JP1—8 TXMSBSEL low
JP1—5 TXSQLCH_N high
JP1—2 RXMSBSEL low
Note: Jump the VDD_IO selection jumper toward the 3.3 V side.
Preliminary Rev. 0.5
bandwidth)
high
high
low
low
high
low
bandwidth)
high
high
low
low
high
low
7
相关PDF资料
SI5320-EVB BOARD EVALUATION FOR SI5320
SI5321-EVB BOARD EVALUATION FOR SI5321
SI5364-EVB BOARD EVALUATION FOR SI5364
SI5XX-PROG-EVB KIT EVALUATION FOR SI5XX
SI84XXCOM-RD KIT EVAL FOR SI84XXCOM
SILICON-EXPLORER II SOFTWARE ANALYSIS EXPLORER LOGIC
SILINKPS-EVB DAUGHTER CARD PROSLIC PS
SKP16C26A DEV EVALUATION KIT M16C/26A
相关代理商/技术参数
SI5110-F-BC 功能描述:电信线路管理 IC SONET/SDH Trnscvr RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
SI5110-G-BC 功能描述:电信线路管理 IC OC-48 STM16 SONET SDH TRANSCEIVER RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
Si5110-H-BL 功能描述:电信线路管理 IC OC-48 STM-16 SONET SDH Trnscvr 1:16 RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
Si5110-H-GL 功能描述:电信线路管理 IC OC-48 STM-16 SONET SDH Trnscvr 1:16 RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
SI5110-H-XL4 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube
SI5110-H-ZL3 制造商:Silicon Laboratories Inc 功能描述:OC-48 TRANSCEIVER, LIA, CDR, 4:1 MUX, 1:4 DEMUX - Rail/Tube
SI511BBA200M000BAGR 制造商:Silicon Laboratories Inc 功能描述:SLLSI511BBA200M000BAGR OSC (200MHZ)
SI51210 制造商:SILABS 制造商全称:SILABS 功能描述:TWO OUTPUTS FACTORY PROGRAMMABLE CLOCK GENERATOR